Attributed AND-OR Graph for Synthesis of Superscalar Processor Simulator

Jun Kyoung Kim · Tag Gon Kim

Abstract

This paper proposes the simulator synthesis scheme which is based on the exploration of the total design space in attributed AND-OR graph. Attributed AND-OR graph is a systematic design space representation formalism which enables to represent all the design space by decomposition rule and specialization rule. In addition, attributes attached to the design entity provides flexible modeling. Based on this design space representation scheme, a pruning algorithm which can transform the total design space into sub-design space that satisfies the user requirements is given. We have shown the effectiveness of our framework by (i) constructing the design space of superscalar processor in attributed AND-OR graph, (ii) pruning it to obtain the ARM9 processor architecture, (iii) modeling the components of the architecture and (iv) simulating the ARM9 model.

I. Introduction

The progress of silicon technology enables us to implement more functionalities on a given chip area. This development of silicon technology has well been addressed by Moore's law[1]. Moore's law says that the amount of device integrated on a given silicon area doubles every year. This law has held until the late 1970s, but the doubling period has increased to eighteen month since late 1970s or early 1980s. As a result, current silicon technology can integrate tens of millions of gates on a single die, with manufacturing process around zero point one micrometer.

Designing such a complex system requires complex design space and rigorous verification of the candidate designs. This paper suggests the design space representation scheme by (i) representing the full design space of superscalar processor, (ii) providing a means to specify the design constraints or user constraints, (iii) pruning a total design space based on a set of constraints.

First, the design space of processors represented will be given in the attributed AND-OR graph.
Attributed AND-OR graph provides a useful tool to represent a design space, specify a set of constraints and show the pruned design entry. We will show how to specify the user constraints in terms of system parameters. By translating the user requirements and giving them as inputs to our framework, we can obtain a set of valid processor architectures. By considering and reflecting the knowledge base and user constraints can we choose satisfiable designs from the valid processor architectures. As a last step, simulator synthesis is performed.

II. Overall Framework

Fig. 1 shows the overall architecture of our framework. We propose a hierarchical framework for processor simulator synthesis. First, we can obtain the architecture template model by deciding the various policies. For decided architecture template, operational model in C/C++ can be integrated to synthesize the simulation model. After that, one can determine the data-path architecture which is related with the number and the types of execution units used. The operational model for the data-path execution unit can exist in the C/C++ model base, or even in the HDL model base. One can synthesize the complete simulation model by integrating these models. In the case that the models have different form, integration after translation is inevitable.[2]

The important ones to be considered in designing a design space representation scheme is as follows,

- Guaranteeing correctness of the design space
- The completeness of representing a design space
- The easiness of representing a design space
- The easiness of extending the design space
- The easiness of reflecting one’s own, but very valuable knowledge base obtained at the practical processor design

Based on the above requirements, we have decided the attributed AND-OR graph is one of
the best formalism to represent the processor architecture. The additional advantage of attributed AND-OR graph is the easiness of construction and intuitive access to the design space because this formalism depicts the design space with two simple rules, AND-rule and OR-rule.

III. Formalism for Design Space

1. Attributed AND-OR Graph (AAOG)

Attributed AND-OR graph expresses the design space of any object in the world by alternating the AND-rule and OR-rule. An AND-rule implies a decomposition relation between design entities. An OR-rule defines the selection relationship between design entities.

The attributed AND-OR graph is formalized as follows.

**Attributed AND-OR Graph** is a directed graph \( G = (V, E_{\text{AND}}, E_{\text{OR}}, \text{ATTR}, \text{va}) \) where
- \( V \) : a vertex set
- \( E_{\text{AND}} \) : a set of AND-edge
- \( E_{\text{OR}} \) : a set of OR-edge
- \( \text{ATTR} \) : a set of attributes
- \( \text{va} \) : attribute mapping function

with the constrains
- \( V, E_{\text{AND}}, E_{\text{OR}}, \text{ATTR} \) : finite sets;
- \( E_{\text{AND}} \subseteq V \times V \) : edge for AND-relationship
- \( E_{\text{OR}} \subseteq V \times V \) : edge for OR-relationship
- \( V \rightarrow 2^{\text{ATTR}} \) : a function which maps a vertex to zero or more attributes.

One can specify the constraint relationship for a vertex, or a combination of vertices. There are two types of constraint, local constraint and global constraint.

- **local constraint** is defined for AAOG as
  - \( \text{local} : V \times 2^{\text{ATTR}} \rightarrow \{ \text{true, false, do_not_care} \} \)
  - with the constraints for \((v1, v2) \in E_{\text{OR}}\),
  - \( \text{local}(v2, \text{va}(v2)) = \text{true} \) : the v2 entity should always be selected as a choice of the v1 entity
  - \( \text{local}(v2, \text{va}(v2)) = \text{false} \) : the v2 entity should not be selected as a choice of the v1 entity
  - \( \text{local}(v2, \text{va}(v2)) = \text{do_not_care} \) : there is no constraint for this entity v2

The local constraint is used to reflect the designer's intention to use an entity. The second type of constraint, global constraint, specifies the similar relationship between vertices as follows.

- **global constraint** is defined for AAOG as
  - \( \text{global} : V \times V \times 2^{\text{ATTR}} \times 2^{\text{ATTR}} \rightarrow \{ \text{true, false, do_not_care} \} \)
  - \( \text{global}(v1, v2, \text{va}(v1), \text{va}(v2)) = \text{true} \) : if one decided to use the design entity v1, v2 should always be selected
  - \( \text{global}(v1, v2, \text{va}(v1), \text{va}(v2)) = \text{false} \) : if one decided to use the design entity v1, v2 should not be selected
  - \( \text{global}(v1, v2, \text{va}(v1), \text{va}(v2)) = \text{do_not_care} \) : there is no constraint for these entities v1 and v2

With these two types of constraints, one can specify the physically possible combination of processor architecture.

2. Pruning Algorithm

Based on the formal definition of attributed AND-OR graph, we have constructed the
prune algorithm. This algorithm transforms the original, total design space into the sub design space by considering the local and global constraints. The user requirements are reflected as a form of user constraints.

\[
\begin{array}{l}
\text{Algorithm Prune} \\
\quad \text{Input: } G = (V, E, \text{AND}, \text{OR}, \text{ATTR}, \text{vain}) \\
\quad \text{Output: } G' = (V', E', \text{AND}, \text{OR}, \text{ATTR}', \text{vain}') \\
\quad \text{functions:} \\
\qquad \text{local}(x, y) : \text{local constraint function} \\
\qquad \text{global}(x, y) : \text{global constraint function} \\
\qquad \text{global}'(x, y) : \text{newly generated global constraint function for G'} \\
\begin{align*}
\text{begin prune} & \\
\text{insert}(\text{Gin}) & \\
\quad x = \text{root of Gin} \\
\text{insert}(Vout, x) &\\n\quad \text{// step 1: local constraint reflection} \\
\quad \text{while } x \text{ O null} \\
\quad \quad \text{for } y \text{ of } (x, y) \text{ in EInOR begin} \\
\quad \quad \quad \text{if } \text{local}(\text{vain}(y)) = \text{true} \text{ begin} \\
\quad \quad \quad \quad \text{insert}(\text{Vout}, y); \\
\quad \quad \quad \quad \text{insert}(\text{EInOR}, (x, y)); \\
\quad \quad \quad \text{end if} \\
\quad \quad \quad \text{else if } \text{local}(y, \text{vain}(y)) = \text{false} \text{ begin} \\
\quad \quad \quad \quad \text{remove}(\text{Gin}, y); \\
\quad \quad \quad \text{end if} \\
\quad \quad \quad \text{else begin} \\
\quad \quad \quad \quad \text{insert}(\text{Vout}, y); \\
\quad \quad \quad \quad \text{insert}(\text{EInOR}, (x, y)); \\
\quad \quad \quad \text{end if} \\
\quad \quad \text{end for} \\
\quad \text{for } y \text{ of } (x, y) \text{ in EInAND begin} \\
\quad \quad \text{insert}(\text{Vout}, y); \\
\quad \quad \text{insert}(\text{EInAND}, (x, y)); \\
\quad \text{end for} \\
\quad \text{for every } x \text{ in Vout} \\
\quad \quad \text{if } \text{global}(x, y) = \text{true} \text{ y is in Vout} \\
\quad \quad \quad \text{global}'(x, y) := \text{true}; \\
\quad \quad \text{else if } \text{global}(x, y) = \text{false} \text{ y is in Vout} \\
\quad \quad \quad \text{global}'(x, y) := \text{false}; \\
\quad \text{end for} \\
\text{end Prune}
\end{align*}
\end{array}
\]

IV. Example

Fig.2 shows the design space exemplified by superscalar processor architecture[3]. For example, a processor architecture can be decomposed to the fetch unit(fetch_unit), decode unit (decode_unit), registers and rename unit(register_rename), execution unit and shelving buffer in front of it(shelve_EU), and reorder buffer (ROB). There are two candidates for the fetch_unit, predecoded_fetch and only_fetching. In case of superscalar processor, it takes much time to decode an instruction and check the dependency between instructions. Therefore there can be a predecoder between instruction cache and instruction buffer to reduce the burden of the decoding block. As in the figure, the (fetch_unit, predecoded_fetch) and (fetch_unit, only_fetching) is connected with OR edge. That is, one can select one of the two candidates. We can observe the global constraints in the figure between (predecoded_fetch, 1_leve_decode) and (only_fetching, 2_leve_decode). They are always true relationship. That is, when the predecoded_fetch is selected for the fetch_unit scheme, the 2_leve_decode should always be chosen for the decode_unit. To synthesize a processor simulator, the coupling relations are required, and they are specified at the AND-edge of the figure. The Fig.3 shows the pruned design space. By specifying the user constraints, and reflecting it to the total design space shown in Fig.2, we could obtain the pruned design space shown in Fig.3. We wrote down the user requirement in the way that the pruned architecture is ARM9 processor. Fig.4 shows the resulting architecture of the simulation model. The operational model for each entity is assumed to be stored at the model database.
Fig. 2 Design Space of Superscalar Processor Architecture

Fig. 3 Pruned Design Space

Fig. 4 Resulting Simulation Configuration

By simulating this model with the pipeline simulator [4], we could obtain the simulation result as in Fig. 5.
V. Conclusion

This paper proposes the simulator synthesis scheme which is explored from the total design space in attributed AND-OR graph. In addition, we have defined two types of constraints with which a modeler can reflect his or her own design objectives or design knowledge. We have shown how the design space of superscalar processors can be constructed using the formalism.

The ARM9 processor has been achieved by exploring the design space, and simulated.

References


